PRB: OSR2 Sets Bridge Control Register ISA Enable Bit

Last reviewed: June 4, 1997
Article ID: Q169576
The information in this article applies to:
  • Windows 95 Device Driver Kit (DDK), version 4.0

SYMPTOMS

PCI devices that are assigned I/O resources by the BIOS with the lower 10 bits in the range of 100-3FFh may not work properly when installed behind a PCI bridge on Windows 95 OSR2.

CAUSE

OSR2 sets the PCI Bridge Control Register ISA Enable bit. Setting the ISA Enable bit causes the bridge to block I/O transactions to the device when the lower 10 bits of the address are in the range 100h-3FFh. This results in the following behavior:

I/O Range: (repeating pattern up to FFFF, only the first 10FFh bytes are shown.)

   1000 - 10FF Forward
   D00  -  FFF    Block Forwarding
   C00  -  CFF    Forward
   900  -  BFF    Block Forwarding
   800  -  8FF Forward
   500  -  7FF Block Forwarding
   400  -  4FF Forward
   100  -  3FF    Block Forwarding
   0    -   FF Forward

This can be a problem if the BIOS assigns a PCI device I/O resources in a range that will be blocked by the ISA Enable Mode.

STATUS

This problem has been resolved in the next version of the Windows operating system.


Keywords : kbprb
Version : 4.0
Platform : WINDOWS


THE INFORMATION PROVIDED IN THE MICROSOFT KNOWLEDGE BASE IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND. MICROSOFT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL MICROSOFT CORPORATION OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER INCLUDING DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL, LOSS OF BUSINESS PROFITS OR SPECIAL DAMAGES, EVEN IF MICROSOFT CORPORATION OR ITS SUPPLIERS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES SO THE FOREGOING LIMITATION MAY NOT APPLY.

Last reviewed: June 4, 1997
© 1998 Microsoft Corporation. All rights reserved. Terms of Use.